INTRODUCTION
With the increasing complexity of logic systems, tests targeted only for stuck-at-faults may be insufficient to guarantee an acceptable quality level of proper system operation. Some manufacturing defects do not change the steady-state logical operation of a system, but they may affect the timing behaviour of a system and degrade overall system timing performance [l] . Such manufacturing delay defects cannot be modeled with the stuck-at-fault model because the impact of delay defects on system operation is dependent on the delay defect size as well as on the existence of the delay defect itself.
Delay fault testing in a combinational circuit is to ensure that every path from a primary input to a primary output in the circuit propagates its signal in less time than the operational system clock time interval [2]-[4] . A delay test in a combinational circuit requires two distinct primary input vectors which provoke a transition signal at the fault site and propagate the faulty delay effect to at least one primary output of the circuit under test. However, even when a delay fault is excited and observable, it will not necessarily cause a system malfunction because the delay defect size (net additional delay) may be small. To detect a delay fault, the delay defect size must be greater than the slack of the path, where the slack of the path is the difference between the system clock interval and the good circuit propagation delay of the path. For the maximum confidence in delay fault testing, a delay fault should be tested along the longest path passing through the given fault site.
Testing the longest path for delay faults is usually expensive because not all the longest paths are sensitizable during the circuit's normal operation. To handle the delay testing problem more efficiently, we divide delay faults into gross delay faults and small delay faults in terms of the delay defect size assumption. A delay fault is called a gross delay fault if its delay defect size is greater than the system clock interval [5] . Otherwise, a delay fault is called a small delay fault. Testing for gross delay faults is often called transition fault testing [ 6 ] .
In this paper, we present an efficient delay test generation (DTEST-GEN) system for combinational logic circuits. We discuss deterministic test pattem generation (ATPG) algorithms for detecting gross delay faults and small delay faults. The search space enumeration strategy used in our ATPG algorithms is implicit enumeration based upon the PODEM [7] algorithm. However, for small delay fault test generation, the implicit enumeration of the search space may not guarantee a test along long delay paths. In fact, previous approaches have not fully exploited space search methods to find a test along long delay paths [8] , [9] . In this paper, we present several efficient methods to bias the search space such that delay faults are tested along long paths whenever possible.
PRELIMINARIES A. Delay Fault Models
System timing failures may either occur due to lumped delay faults and/or the accumulation of distributed delays along the active signal path when the delay defect size is greater than the slack of the path under test. the gate delay fault model, a lumped delay fault is assumed either as a slow-to-rise delay fault or as a slow-to-fall delay fault at the inputs or the outputs of a gate in the circuit under test. The gate delay fault approach may fail to detect a system timing failure if the path under test is arbitrarily chosen.
Under the path delay fault model, a delay fault is associated with a path and the path is declared as free of delay faults if the path propagates a signal in less time than the operational system clock interval [2] , [3] . The path delay fault approach is reliable as long as all the paths in a circuit are tested. Unfortunately, such in-depth testing is usually impractical because the number of paths can grow exponentially with the number of gates in a circuit. Moreover, some system timing failures due to a delay fault may not be explained with the path delay fault model. For example, in Fig.1 , assume that the path b-f-g-i-k is the path under test for the falling transition signal at b . Under the path delay fault model, to propagate the falling transition signal of b along the path under test, a and c must have the logic value 1 for both the initial and final values in a delay test vector. These logic value assignments lead to the falling transition value at node 27th ACM/IEEE Design Automation Conference@ j and block the propagation of the falling transition value at node i. Hence, the path 6-f-g-i-k cannot be tested using the path delay fault model. However, under the gate delay fault model, if we assume a slow-to-fall delay fault at node b , we can test the path b-fg-i-k. In this case, the path g -i is sensitized in conjunction with the path h-j resulting in multiple path fault propagation. In this work, the gate delay fault model is used. To overcome the shortcomings of the gate delay fault model, the delay fault testing problem is divided into gross delay fault testing and small delay fault testing. In gross delay fault testing, a delay test is found along an arbitrary path because the faulty gross delay effect can be exposed along any tested path. In small delay fault testing, however, a fault is tested along the longest propagation delay path so that system timing failures caused by even the smallest delay defects from a lumped delay defect and/or the accumulation of distributed delay defects can be detected.
B. Approaches for delay test generation
To state the characteristics of a delay test in an algebraic form, assume that the switching functions of the fault site and its observable primary output are g(V ) and fcs(V ), V), respectively, where V is a primary input vector. Then, a delay test ( V I , V2) for a delay fault satisfies the following two conditions. 6) g(V1)= v
(ii) g(V2) = v ' and [dfl dg] = 1, v2 where V1 (V,) is the first (second) vector and v is 0 for a slowto-rise fault and 1 for a slow-to-fall fault. The condition (i) indicates that the first vector of a delay test has only to initialize the fault site. The condition (ii) implies that the second vector of a delay test is a test for a corresponding stuck-at-fault at the same fault site. That is, the second vector of a delay test for a slow-torise (slow-to-fall) delay fault is a test for a stuck-at-0 (stuck-at-1) fault at the same fault site.
The delay fault testing problem reveals fundamentally different aspects in contrast to the stuck-at-fault testing problem because the time factor is inherently involved with delay testing. Since a delay test is usually generated without consideration of dynamic behaviour of the circuit under test, the output signal at the [ lo] , which is guaranteed to be valid even in the presence of hazard phenomena and multiple delay faults. However, since a robust delay test is pessimistically generated by eliminating the possibilities of the test invalidation due to hazard phenomena, the restriction of the feasible search domain for a robust delay test may severely limit the availability of a delay test [ll] . In this paper, we try to minimize the invalidation of a delay test due to hazard phenomena by biasing the search space of test generation toward the single input transition without being restricted to it as in [121.
OVERVIEW OF DELAY TEST GENERATION SYSTEM
Fig2 shows the overall structure of the DTEST-GEN system. The DTEST-GEN system explores a trade-off between the cost and the quality of delay testing by employing a defect level driven delay testing strategy --where the defect level for delay faults is the probability that a delay defective system is accepted a s a good one. The analytical relationship between the defect level, the yield, and the delay fault coverage has been established in [13] , [14] so that we can estimate how much testing is required i n order to ship a product of a certaiil quality level. The DTEST-GEN system first performs the timing analysis to identify the longest path passing through each delay fault site. Next, the DTEST-GEN system performs GROSS-DTEST-GEN for all target delay faults by testing any arbitrary path passing through each delay fault site. The DTEST-GEN then analyzes the defect level that can be achieved by GROSS-DTEST-GEN. If the required defect level is achieved, then delay fault testing is done. Otherwise, the DTEST-GEN system selects one delay fault at a time from the target fault list in the decreasing order of their longest path delays and performs the timing analysis and SMALL-DTEST-GEN until the required defect level is achieved. At this time, the timing analysis estimates the maximum possible delay of the longest sensitizable path passing through the delay fault site by examining the mandatory functional relationships for the delay fault to be testable.
Gate-level timing analysis
And, SMALL-DTEST-GEN detects small delay faults by testing the longest path or nearly longest path for a given delay fault until the required defect level is achieved.
Adelay fault simulator can be used in conjunction with GROSS-DTEST-GEN and SMALL-DTEST-GEN. In addition, the test generation results for stuck-at-faults can be used to reduce the test generation time for delay faults. Since the second vector of a delay test is identical to the test for a corresponding stuck-at fault at the same fault site, if a stuck-at fault is a redundant fault, the Corresponding delay fault cannot be tested with any static test generation methods based upon the steady-state response analysis. The logic value of a signal in a circuit is represented with an where the are determined by the Paper 31.1 first vector V1 and the second vector V 2 of a delay test in steadystate time, respectively. Since both v i and v are represented as one of the three values 0, 1, and X (unknown value), the logic value of a signal can be explained with a combination of 0, 1, and X. In the DTEST-GEN system, an 11-valued logic system will be used, which includes completely specified logic values (00, 11, 01, IO), partially specified logic values (OX, lX, XO. Xl), an unspecified logic value (XX), and two additional faulty logic values R and F.
LOGIC VALUES
The faulty logic value R (F) indicates the case where the fault causes some point in the circuit to be slow-to-rise (slow-to-fall). When a given delay fault is excited, the logic value at the fault site is assigned as the faulty logic value R (F) for a slow-to-rise (slow-to-fall) delay fault and its initial value is a good-circuit logic value0 (1). Since the propagation of a faulty delay effect is solely dependent on the second vector of a delay test, at any point downstream from the fault site, the initial value of a faulty logic value R or F can be 0, 1, or X under the single delay fault assumption. For the AND gate in Fig.3 , when the signal line a has a slow-to-fall faulty logic value F and the signal line b has a good-circuit transition value 01, the output signal line c has a faulty logic value F and the initial value of c is a good-circuit value 0. An 11 -valued logic calculus can be easily derived by applying ordinary logic logic value calculus. Table 1 shows the AND operation of faulty delay values. 
TIMING ANALYSIS FOR DELAY TEST GENERATION A . Delay Model and Path Delays
A good circuit path delay can be determined as the sum of gate delays along the path. In this paper, we use a modified unit delay model such that, for a gate which drives k logic elements ( k fanout branches), both the rise and the fall delays are assigned k time units. In the path delay estimation, we are concemed with two different kinds of path delay passing through a delay fault site, that is, the longest structural path delay and the longest functional path delay.
Pefinition 1: The longest structuralpath delay for a delay fault is defined as the greatest good circuit propagation delay of a path which passes through the fault site based on a structural analysis of the circuit without consideration of the functionality of the path.
The longest structural path delay for each delay fault can be calculated by using the block-oriented method [15] whose time complexity is O(G), where G is the circuit size. However, it may not be possible to sensitize the longest structural path during the circuit's normal operation.
Definition 2: The longest functional path delay for a delay fault is defined as the greatest good circuit propagation delay of a path which passes through the fault site and which can be sensitized in the normal circuit's operation.
Determining the longest functional path passing through a given delay fault site is very similar to the detection of redundant stuck-at-faults using automatic test pattern generation methods. If the longest structural path is not sensitizable, then the next longest structural path must be evaluated, etc., until the actual longest functional path is identified.
B. An Improved Timing Analysis for Small Delay

Fault Testing
The approach for an improved timing analysis is to identify whether the longest structural path for each delay fault is a functional path or not by examining the mandatory functional relationships which are necessary conditions for the delay fault to be testable, and then to estimate the maximum possible delay of the longest functional path along which the fault can be excited and the fault effect can be propagated without causing any conflict to the mandatory functional relationships. The mandatory logic value of a node is the logic value which must take on a unique value for the initial value and/or the final value of the node for a given delay fault to be testable [ 161.
By analyzing the mandatory functional relationships, blocked excitation paths and/or blocked faulty effect propagation paths can be identified. In Fig.4 , assume a slow-to-rise delay fault at 1. Here, the longest structural path passing through I is b-c-e-h-j-1-n-p-r-s and its delay is 8 time units. In Fig.4 , let's discuss the circuit's operation in more detail. First, to excite the slow-to-rise delay fault at 1, the signal line j must have the mandatory logic value 01. The logic values of g and h are mandatorily determined to 1X. Next, in order to propagate the faulty delay effect to n, which is the unique choice for fault propagation, the signal line i must have the mandatory logic value X1. Therefore, the logic value of e is uniquely determined as 11 in order not to cause a conflict. This means that the excitation of the slow-to-rise delay fault at 1 cannot be done through e because no transition signal can be introduced at e. Furthermore, the implication of 00 of the signal line b blocks the faulty delay effect propagation to r by forcing r to 11. Therefore, at least the path b-c-e-h-j-1-n-p-r-s is not the longest functional path for a slow-to-rise delay fault at 1.
Since the mandatory functional relationships are necessary
Paper 31.1 conditions for a delay fault to be testable, only an upper bound of the longest functional path delay can be estimated. For the following discussion, the maximum possible delay of the longest functional path is called the potentially longest functional path delay.
1) Collection of Mandatory Functional Relationships
The dominator concept in graph theory [17] From each mandatory logic value, we perform all possible forward and backward implications to collect additional mandatory logic values using the same ways in the FAN algorithm [18] .
) Potentially Longest Functional Path Delay
The estimation of the potentially longest functional path delay is performed in two parts; (i) the estimation of the potentially longest path delay for fault excitation from the primary inputs to the fault site and (ii) the estimation of the potentially longest path delay for fault propagation from the fault site to the primary outputs. Fig.5 illustrates the procedure for estimating the potentially longest functional path delay for the excitation of a given delay fault. The estimation of the potentially longest functional path delay for fault propagation can be done in a way similar to that for fault excitation.
potential-excitationgath(current-gate, polarity) newgolarity = determinegolarity-from-gatetype ( { current-gate, polarity); for each input of the current gate ( if further estimation is necessary from Rule 1 potential-excitation-path(input-gate, new-polarity); 1 evaluate the potentially longest functional path delay from the primary inputs to the output of the current-gate using Rule 2;
1 Fig.5 . Estimation of the potentially longest functional path delay for fault excitation.
In Fig.5 , the circuit under test is traversed from the fault site upstream to the primary inputs in a depth-first search manner and is verified if any mandatory logic values conflict with the polarity of the desired transition value along the path. Initially, the current-gate is the gate whose output is the fault site and the polarity is assigned either positive for a rising transition or negative for a falling transition depending on the fault type. The polarity of the desired logic value can be inverted according to the type of gate on the path upstream to the primary inputs. For an exclusive-OR gate, the polarity of the desired transition value is assigned neutral which represents the don't-care of the transition value polarity.
For each gate feeding the inputs of a gate during the traversal of the circuit under test, the necessity of further circuit traversal upstream to the primary inputs is determined using Rule 1.
Rule 1: (i) If a feeding gate of the currentAate has been traversed with the same polarity as the desired transition value, upstream from the input gate to the primary inputs is not traversed. (ii) If the mandatory logic value of each input signal of the current-gate conflicts with the polarity of the desired transition value, upstream from the input gate to the primary inputs is not traversed (e.g., an input with 1X logic value for a desired rising transition value at the output of an AND gate).
Each gate is associated with three polarirygath-delays; positivepath-delay, negativegath-delay, and neutralgathdekzy, which represent the potentially longest functional path delays for the positive polarity, the negative polarity, and the neutral polarity of the desired transition value at the output of the gate from the primary inputs, respectively. After the upstream portion of the circuit feeding the gate is traversed, the corresponding polarityqath-delay from the primary inputs to the output of the gate is calculated using Rule 2.
Rule 2: For a desired transition polarity at the output of gate G, i) if no input of G contains a controlling final logic value to G, the corresponding polarity-path-delay from the primary inputs to the output of G is determined as the sum of gate-delay of G and the maximum value among the corresponding polarity-path-delays of the gates feeding the inputs of G. ii) if some inputs of G contain controlling final logic values to G, the corresponding polarity-path-delay from the primary inputs to the output of G is determined as the sum of gate-delay of G and the minimum value among the corresponding polaritygath-delays of those gates with controlling final logic values. 
takes O(G). Since the number of delay faults is O(G), step2 takes O(G3).
Therefore, the entire time complexity of the improved timing analysis for all delay faults takes o ( G~) time.
DELAY TEST GENERATION ALGORITHM
A. Overview of Algorithm
In this section, the SMALL-DTEST-GEN algorithm will be discussed (the GROSS-DTEST-GEN algorithm can be easily designed from the SMALL-DTEST-GEN algorithm). The SMALL-DTEST-GEN algorithm is based on an implicit enumeration of search space similar to that of PODEM [7] .
However, the implicit enumeration of the entire search space may not guarantee a test for long delay paths. To bias the test generation process for long paths, the search space is restricted by implicitly selecting a set of paths whose propagation delays are greater than a certain threshold value and then implicitly Paper 31.1 enumerate the restricted search space. Fig.6 shows the control flow of generate-a-test(). Just like the PODEM algorithm, an objective is defined by; 1) an objective logic level which is a desired logic value, and 2) an objective net at which the objective logic level is desired. In generate-a-tesf(), there are two objectives: fault-objective and current-objective. Fault-objective consists of the fault site and its desired transition logic value. And, current-objective is the objective which is to be satisfied for either fault excitation or fault propagation.
generate-a-test() { Set up a fault-objective and a threshold propagation path delay such that the fault is tested along a path whose delay is greater than or equal to the threshold value. ColIection_mandatory~d~4) collects all possible mandatory logic values necessary for a given delay fault to be testable. Those mandatory logic values scattered in the circuit under test prevent unnecessary decision-making processes during fault excitation and fault effect propagation.
Prop ag uti o n 2 at h-c he c k( ) and excitationgath-check) monitor whether a test is possible for a path whose delay is greater than or equal to a certain threshold value and then setup a current-objective to be justified. The scenario for selecting a current-objective is as follows. Let 8 be the difference between the potentially longest functional path delay and the threshold path delay. First, in the exitationpath-check(), a current-objective is selected such that a path delay from a primary input to the fault site through the current-object's net is greater than or equal to (potentially longest functional path delay for fault excitation -8). After a fault is excited, the propagation delay of the excited path is determined. Next, in the propagation-path-chew), a currentobjective is selected such that a path from the fault site to a primary output through the current-objective's net is greater than or equal to (the threshold path delay -the propagation path delay of the excited path from a primary input to the fault site). If a current-objective is not available, which means that a test is not possible under the current primary input assignments, then the last decision in the primary input decision tree is backtracked.
During test generation, search space is biased toward the single input transition of the primary inputs whenever possible. In justification(), a primary input is always assigned to a steady logic value such as 00 and 11 if a transition value is already assigned to some primary input. And, in bacbackf), a new assignment is made using Rule 3.
Rule 3: i) Ifthe last primary input assignment is made during the fault effect propagation, the new assignment is made by choosing an untried steady logic value between 00 and 11 because the initial value of a logic value has no effect on the fault propagation. ii)If the last primary input assignment is made during fault excitation, a new primary input assignment can be made by choosing an untried logic value among 00, 01, 10, and 11. In this case, an untried steady logic value has a higher priority than a transition value.
B. Fault Excitation and Fault Propagaton
The fault excitation and fault propagation methods used in the SMALL-DTEST-GEN are similar to those used in conventional ATPG algorithms for stuck-at-faults. The main difference is that, in the SMALL-DTEST-GEN. the search space is implicitly restricted toward a set of paths whose propagation delay is greater than a given threshold value. Fig.7 illustrates a procedure for checking the fault excitation paths. The procedure for checking the fault propagation paths can be designed in a similar way.
excitation-path-check(excitation-objective) (
for each input net of gate driving the excitation-objective net if the input has a nonconflicting logic value to the desired transition logic value and if a test is possible for a path whose delay from the primary inputs through both the input net and the fault site to the primary outputs is greater than a given threshold value In Fig.7 , excitation-objective is an objective to be satisfied for fault excitation. Initially, the excitation-objective is set to the fault-objective. Excitation-path-check() is recursively called until either the excitation-obj is empty or the excitation-objective is satisjfiile. If the excitation-objective is empty, with the current primary input value assignments, the given delay fault cannot be tested for a path delay greater than the threshold value.
On the other hand, the excitation-objective is said to be satisfuble if Rule 4 is satisfied. Rule 4 also determines the logic value of excitation-objective which is justified in the justification(). As in the PODEM algorithm, the statement of the excitation-objective in Rule 4 is to sensitize the excitation-objective logic level on the inputs of the gate driving the excitation-objective net.
Rule 4 The excitation-objective is satisfiable i) if the excitation-objective net is fed by a primary input with logic value XX. In this case, the primary input is assigned the excitation-objective logic level. ii) if the logic value of the excitation-objective net is the excitation-objective logic level. In this case, to propagate the transition value toward the fault site, the excitationobjective is changed such that the new excitation-objective net is the output net of the gate driven by the old excitation-objective net and the new excitation-objective logic level is 11 (00) if the gate driving the new excitation-objective net is an AND (NAND) or an NOR (OR) gate.
EXPERIMENTAL RESULTS
The DTEST-GEN system has been implemented in the C language on a SUN4 system. Several experiments have been performed on several benchmark circuits from the 74181 4-bit ALU and ISCAS 85 [19] .
A . Test Generation for Gross Delay Faults
In the GROSS-DTEST-GEN. the target delay fault set includes the slow-to-rise and the slow-to-fall delay faults at all signal lines in each benchmark circuit. Note that, unlike stuck-atfaults, the fault equivalence does not hold for delay faults [6] . Table 2 shows the results of the GROSS-DTEST-GEN. The maximum number of backtracks in the GROSS-DTEST-GEN is set to 100. And, fault simulation is performed whenever a delay test is found in order to calculate the tested path delay and additionally detected faults. The fault coverage is calculated as the fraction of tested faults out of the total number of assumed faults just like the stuck-at-fault coverage because gross delay faults always cause system timing failures. We provide some statistics on path delay data as the result of the gross delay test generation; ALSD is the average structural path delay, and ATPD is the average tested path delay. ALSD and ATPD are calculated only for nonredundant delay faults and the tested path delays of aborted faults are assumed to be zero.
B . Timing Analysis via Functionality Check
As preprocessing for SMALL-DTEST-GEN, timing analysis via functionality check is performed for the critical delay faults. In this experiment, critical delay faults are defmed as the delay faults whose longest structural path delays are greater than 0.9-(the longest structural path delay in the circuit under test). Table 3 shows the results of the timing analysis via functionality check.
In Table 3 , SA is the set of delay faults whose longest structural paths are not sensitizable, hence their potentially longest functional path delays are smaller than their longest structural path delays. Of those faults enumerated in SA. S s is the set of delay faults whose potentially longest functional path delays are less than the threshold value, that is, 0.9*(the longest structural path delay of the circuit under test). Those delay faults in SB are excluded from the target critical delay fault set. In the distribution of reduced delays, the percentage is calculated as 1-(potentially longest functional path delay / longest structural path delay for each fault). Therefore, 0% means that no reduction of the longest sfmctural path delay occurs, 2% means that the ratio of the delay reduction is greater than 0% and not greater than 2%, LSPD: longest smrchual path delay in the circuit 6 AI : number of delay faults in S A 6 B I : number of delay faults in S Table 3 . Results for the improved timing analysis via functionality check.
C . Test Generation for Small Delay Faults
If the required defect level for delay faults is not achieved by GROSS-DTEST-GEN. SMALL-DTEST-GEN is performed for one delay fault at a time in the decreasing order of the longest functional path delay until the required defect level is achieved. In order to evaluate the defect level for delay faults, some physical statistics on manufacturing delay defects are required. Since the physical data is not available at the time of this experiment, SMALL-DTEST-GEN is performed for some critical delay faults whose longest functional path delays are greater than 0.9*(the longest structural path delay in the circuit under test). For each target delay fault, a test has been found by examining the paths whose delays are greater than ((1 -A) potentially longest functional path delay). At first, A is set to 0, which means that SMALL-DTEST-GEN attempts to test the potentially longest functional paths for each critical delay fault. A test may not be found either because the potentially longest paths are not functional or because the test generation process is aborted due to the limitation of the number of backtracks. For those delay faults, SMALL-DTEST-GEN tries to find a test by setting A to 0.1, 0.3, and 1.0, subsequently. If a delay fault is identified as redundant for some A, which indicates that the fault cannot be tested along a path whose propagation delay is greater than or equal to ((1 -A) potentially longest functional path delay), the potentially longest functional path delay is reduced to ((1 -A) potentially longest functional path delay) -1. The maximum number of backtracks is assigned to 20, 50, 100, and 100 for A = 0.0, 0.1, 0.3, and 1.0, respectively. Tables 4 show the results of the SMALL-DTEST-GEN. In Table 4 , delay fault coverages are not provided because the actual delay fault coverages are determined from the probabilistic density function of delay defect size and the system clock interval [13] , [14] . Instead, the percentages of tested faults (which is the fault coverage in the GROSS-DTEST-GEN) are provided. We also provide some statistics on path delay data; ALSD, ALFD, and ATPD (the average tested path delay). Notice that, the tested pathdelay may vary depending upon the influence of hazard phenomena. More accurate analysis of hazard signals may be possible by using either an exact timing simulation or an approximate method [8] , [12] .
The results in Table 4 demonstrate the efficiency of the search space enumeration approach used in the small delay test generation. The small delay test generation time is about the same order of the gross delay test generation, and the ATPD of the small delay test generation is much larger than that of the gross delay test generation. However, for the large circuits beyond C1355, there are still significant differences between the ALFD and the ATPD. Those differences are mainly due to the nonfunctional longest structural paths. As we discussed before, it is extremely difficult to identify whether or not the longest structural path passing through a given delay fault site is sensitizable, and it is even more difficult to find the longest functional path for the delay fault. Table 4 . Test generation results for the SMALL-DTEST-GEN.
CONCLUSIONS
In this paper, we have presented a systematic approach for a delay test generation system. We have divided delay faults into gross delay faults and small delay faults in terms of the delay defect size assumption. Then, we have provided a delay testing strategy in an effort to explore the trade-off between the costs and the quality of delay testing by testing gross delay faults and small delay faults separately. We have also presented an improved timing analysis method specially designed for delay test generation to identify nonfunctional longest paths and to estimate the upperbound of longest sensitizable paths through the analysis of the mandatory functional relationships of a delay fault to be testable. The timing analysis by checking the functionality of paths can greatly reduce test generation costs caused by nonfunctional longest paths.
